

$$1. a) (600 \text{ ns} + \frac{x \times 10^9}{25 \times 1024} + 400 \text{ ns}) \times \frac{3072}{x}$$

$$= 120512 \times 10^3 \text{ ns} \quad [\because \text{let, } x \text{ bytes are transferred at a time}]$$

$$\Rightarrow 1000 \text{ ns} + 39062.5x \text{ ns}$$

$$= 39229.16667x \text{ ns}$$

$$\Rightarrow 1000 \text{ ns} = 166.6666667x$$

$$\therefore x = 6$$

So, 6 bytes are transferred at a time in cycle stealing mode.

b) In burst mode:

$$600 \text{ ns} + \frac{3072 \times 10^9}{25 \times 1024} \text{ ns} + 400 \text{ ns}$$

$$= 120001000 \text{ ns} = 120001 \mu\text{s}$$

Here, $120001 \mu\text{s} < 120512 \mu\text{s}$

So, burst mode is faster
but it will create longest CPU
wait period. That is why, I
agree with Shafiq's statement.

2. a) I) $\text{ADD AX, BX} \rightarrow \text{AX} = \text{AX} + \text{BX}$

$$\begin{array}{rcl}
 \text{AX: } 6\text{F}24\text{ H} & \rightarrow & \overset{\text{positive}}{\text{0}}110\ 1111\ 0010\ 0100 \\
 (+) \text{BX: } 4213\text{ H} & \rightarrow & \overset{\text{positive}}{\text{0}}100\ 0010\ 0001\ 0011 \\
 \hline
 & & \text{B137 H} \rightarrow 1011\ 0001\ 0011\ 0111
 \end{array}$$

$\text{SF} = 1$ because $\text{MSB} = 1$

$\text{OF} = 1$ because positive + positive
should be positive but the
result is negative

b) $\text{SUB AX, BX} \rightarrow \text{AX} = \text{AX} - \text{BX}$

$$\begin{array}{rcl}
 \text{AX: } \text{B137 H} & \rightarrow & \overset{\text{negative}}{\text{1}}011\ 0001\ 0011\ 0111 \\
 (-) \text{BX: } 4213\text{ H} & \rightarrow & \overset{\text{positive}}{\text{0}}100\ 0010\ 0001\ 0011 \\
 \hline
 & & 6\text{F}24\text{ H} \rightarrow \text{0110}\ 1111\ 0010\ 0100
 \end{array}$$

SF = 0 because MSB = 0

OF = 1 because negative - positive should be negative but the result is positive.

b) In memory mapped I/O memory is reduced by 50% because 1 bit of A.B. is used to determine the operation.


3. a) I) E.A. of CS = Segment * 10H + FFFF

$$= 1437 * 10H + FFFF$$

$$= 2436FH$$

II) E.A. of D.S. = 2153 * 10H + FFFF

$$= 3152FH$$



$$\begin{aligned}
 \therefore \text{Overlapping segments} &= 2436F H \\
 &\quad - 21530 H + 1 \\
 &= 2E3F H + 1 \\
 &= \frac{2E40 H}{\downarrow} \\
 &= 11840 \text{ slots}
 \end{aligned}$$

3b. $2^n * 24 = 2^{24} * 6$
 $\Rightarrow 2^n = \frac{2^{24}}{4} = 2^{22}$

So, DRAM Addr. width = 22 bit

Memory Capacity

$$= 2^{24} * 6 \text{ bits}$$

$$= 2^{20} * 2^4 * 6 \text{ bits}$$

$$= 96 \text{ Mbits} = 12 \text{ MB}$$

5a) CS (Low) stored at = 007EH

So, IP (Low) is stored at = 007EH - 2H = 007CH

Hence the INT number = $\frac{007CH}{4H} = 1FH$

5b) 1. Push FLAGS

2. Clear IF, TF

3. Push CS

4. Push IP

5. Load CS, IP

6. ISR


7. Pop IP

8. Pop CS

9. Pop FLAGS

4a) RAM memory Capacity = $2^{14} * 16 \text{ bits} = 32 \text{ KB}$

$$\# \text{ RAMs required} = \frac{192}{32} = 6$$



4(a) ADDRESS MAPPINGS

RAM 0

Second : 80001 H
Sec-last: 83FFE H

RAM 1

Second : 84001 H
Sec-last: 87FFE H

RAM 2

Second : 88001 H
Sec-last: 8BFFE H